



5th IEEE International Workshop on Silicon Debug and Diagnosis 2008

Final Program

Day 1 : April 30th 2007		
4:00 PM	4:15 PM	Opening remarks
<ul style="list-style-type: none"> • Fidel Muradali (National Semiconductor) • Bart Vermeulen (NXP Semiconductors) 		
4:15 PM	5:30 PM	Paper Session 1 Chair: Ismed Hartanto (Xilinx)
<ul style="list-style-type: none"> • “<i>Silicon debug of timing failures with debug-oriented scan test patterns</i>”, Christian Burmer¹, Ruifeng Guo², Wu-Tung Cheng², Xijiang Lin², Brady Benware² (¹Infineon, ²Mentor Graphics) • “<i>Targeting Leakage Constraints during ATPG</i>”, Görschwin Fey^{1,2}, Satoshi Komatsu¹, Yasuo Furukawa³, Masahiro Fujita¹ (¹University of Tokyo, ²University of Bremen, ³Advantest) • “<i>An Industrial Case Study of Diagnosing Randomly Distributed Chain Defects for Process and Yield Improvement</i>”, Gunaseelan Ponnuvel¹, Mark Grosset¹, Yu Huang², Wu Yang² (¹Conexant System, ²Mentor Graphics) 		
5:30 PM	5:45 PM	Break
5:45 PM	5:50 PM	Soapbox - Haluk Konuk (Broadcom)
5:50 PM	6:40 PM	Special Session 1 Chair: Teresa McLaurin (ARM)
<ul style="list-style-type: none"> • “<i>IEEE P1687 Update – Inside the Chip</i>”, Al Crouch (Asset Intertech) • “<i>Post silicon debug and validation of a multi-million gate high-definition digital TV controller</i>”, Miron Abramovici (DAFCA) 		
7:00 PM	9:00 PM	Social Event

Day 2 : May 1st 2007		
8:00 AM	8:45 AM	Keynote Chair: Bart Vermeulen (NXP Semiconductors)
<ul style="list-style-type: none"> • Nitin Deo (Cadence Design Systems) 		
8:45 AM	10:00 AM	Paper Session 2 Chair: Mike Ricchetti (AMD)
<ul style="list-style-type: none"> • “<i>An Automated Software Solution to Silicon Debug</i>”, Yu-Shen Yang¹, Andreas Veneris¹, Nicola Nicolici² (¹University of Toronto, ²McMaster University) • “<i>Methodology for Hardware/Software co-debug</i>”, Gertjan Arnoldussen¹, Hans Kok² (¹Philips, ²NXP Semiconductors) • “<i>A New Approach for Capturing Trace Data from SoCs</i>”, Alexander Weiss¹, Christian Hochberger² (¹Accemic GmbH, ²Univ. of Technology Dresden) 		
10:00 AM	10:30 AM	Break





5th IEEE International Workshop on Silicon Debug and Diagnosis 2008

Final Program

10:30 AM	12:00 PM	Paper Session 3 Chair: Davide Appello – STMicroelectronics
<ul style="list-style-type: none"> • “<i>Rapid Navigation for Semiconductor Failure Analysis Without Requiring Layout vs. Schematic (LVS) Information</i>”, Roger Nicholson, Hitesh Suri (DCG Systems) • “<i>A Learning of Process Interacted Silicon Debug of UltraSPARC T2 Microprocessor</i>”, Poh-Joo Tan (Sun Microsystems) • “<i>Hardware/Software Co-Design/Execution Approach to Silicon Debug and Diagnosis</i>”, Masahiro Fujita, Hiroaki Yoshida Satoshi Morishita (University of Tokyo) (S) • “<i>An Efficient and Cost Effective Methodology for Post Silicon Test Pattern Generation</i>”, Andy Chang Seow Pin, Lee Khim-Hou (Infineon) (S) 		
12:00 PM	1:30 PM	Lunch
1:30 PM	2:20 PM	Special Session 2 Chair: Nicola Nicolici (McMaster Univ.)
<ul style="list-style-type: none"> • “<i>The role that ATE can play in Silicon Debug and Diagnosis</i>”, Don Blair (Verigy) • “<i>Boosting yield learning by leveraging advanced design automation during failure analysis</i>”, Simona Pappalardo (ST Microelectronics) 		
2:20 PM	3:35 PM	Paper Session 4 Kazumi Hatayama (STARC)
<ul style="list-style-type: none"> • “<i>A case study on SoC low-cost Silicon Debug and Diagnosis</i>”, D. Appello¹, M. Rotigni¹, V. Tancorre¹, P. Bernadi², M. Grosso², M. Sonza Reorda², (¹ST Microelectronics, ²Politecnico Torino) • “<i>Study on Hardware Overhead Reduction for Memory BIST</i>”, Kentaro Osawa¹, Masayuki Arai¹, Kazuhiko Iwasaki¹, Michinobu Nakao², (¹Tokyo Metropolitan University, ²Renesas Technology) • “<i>A Novel Hardware Description language for efficient debug and diagnosis of digital circuits</i>”, Michele Portolan¹, Suresh Goyal¹, Brad Van Treuren², Chen-Huan Chiang², Tapan Chakraborty² and Tom Cook² (¹Bell Labs Ireland, ²Alcatel-Lucent Bell Labs) 		
3:35 PM	3:50 PM	Break
3:50 PM	3:55 PM	Soapbox - Doug Josephson (Intel)
3:55 PM	4:45 PM	Special Session 3 Chair: Teresa McLaurin (ARM)
<ul style="list-style-type: none"> • “<i>Innovation from Debug: Creatively Reducing a Ground Loop</i>”, Hugh Weinrich (National Semiconductor) • “<i>Debug and Diagnostic Data for Yield Learning</i>”, Jay Orbon (Verigy) 		
4:45 PM	5:00 PM	Wrap-up
<ul style="list-style-type: none"> • Fidel Muradali (National Semiconductor) • Bart Vermeulen (NXP Semiconductors) 		

(S) = Short paper, **bold** = Designated Speaker

